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Following the conventional hard-disk and silicon memory technologies that have 
revolutionized the modern electronics world,[1] organic non-volatile memories have 
been emerging as a promising data-storage technology for specific applications that 
need to be mechanically flexible and robust as well as portable.[2-7] Among the many 
approaches chargeable organic transistor memory (COTM) which exploits the 
electrical bistability originating from the modulation of channel conductance by charge 
trapping in the gate dielectric systems, confers unique advantages such as non-
destructive data read-out, circuit architectural compatibility, single transistor realization 
and reliable switching characteristic.[2,5,6] Among the tremendous research progress 
over the past decades, much attention has been focused on exploring architectures based 
on floating-gates[14-27] and chargeable electrets[8-13] using different materials systems, 
including small molecule, conjugated polymer as well as oxide semiconductors. 
Substantial improvements in flexibility,[15,25] memory window and retention, capability 
of multi-bit storage,[11] and realization of new functionalities, for example, pressure 
sensors integrated into memory arrays[25] have been achieved. An important aspect of 
memory operation that has received comparatively little attention has been writing 
speed, which is not only an important specification for the feasibility of potential high-
end applications such as organic solid-state drives (SSD) and fast organic sensors 
(where the incorporated memory units need to record the fast signals from the sensor), 
but also for the fundamental, scientific understanding of the physics of charge transfer 
from an organic semiconductor into different gate dielectrics.  
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The writing timescales reported for COTMs based on chargeable gate systems 
range from microseconds to seconds.[8-27] In terms of writing speed polymer electret-
based architectures tend to outperform floating-gate devices as the latter inevitably 
comprise relatively thick tunneling dielectrics to ensure reliable isolation of the floating 
gates. Notably, most reported COTMs are based on planar transistor configurations 
with typically micrometer channel lengths and unipolar semiconductors, which 
fundamentally limit achievable operating speed: In such configurations the timescale 
for both write and read operation is limited by the lateral transport of carriers along the 
channel, which is slow because of the low mobility of charges in organic 
semiconductors. Furthermore, in unipolar materials if the one memory state, say the 
erase (E) operation, is based on threshold voltage shifts (VTh) induced by relatively 
mobile majority carriers while the transistor is in its ON-state, then the other memory 
state obtained during the programming (P) cycle is slow because it relies on very low 
mobility minority carrier transport during the transistor OFF-state.[48,51] Therefore, 
apart from the development of favorable chargeable materials systems, novel device 
configurations are needed that allow down-scaling of channel lengths and fast 
ambipolar charge accumulation within the layer adjacent to the chargeable gate. 
Straightforward down-scaling of channel length in a planar ambipolar transistor is 
challenging because the OFF-current in such devices tends to be high and the high 
symmetry of I-V characteristic increases the risk of accidentally writing the desired 
OFF-state into the ON-state after many P/E operations, when VTh is expected to exhibit 
variations because P and E operations may not be perfectly compensated with each 
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other. This is particularly relevant for low-voltage memory operation. For highly 
reliable memory operation it is preferable to maintain quasi-unipolar I-V characteristics 
in spite of the prerequisite of employing ambipolar materials for high speed 
electron/hole injection. 
In this communication, we report a new memory architecture based on a short-
channel, vertical organic transistor (VOT) comprising a bilayer of a high-performance 
ambipolar conjugated co-polymer based on diketopyrrolopyrrole (DPP) in contact with 
a polymer electret gate dielectric and a unipolar pentacene layer on top that maintains 
quasi unipolar I-V characteristics. The vertical device is defined precisely by a 
photolithographic process compatible with organic materials.[29] We demonstrate fast 
memory operation within 150ns (P) and 50ns (E).  
A schematic illustration of the memory designed in this work is shown in Figure. 
1a. A first dielectric layer of aluminum oxide, that acted as a control dielectric, was 
grown by atomic layer deposition (ALD) on a pre-patterned gold gate followed by a 
second, spin-coated dielectric layer of poly(2-vinylnaphthalene) (PVN) (chemical 
structure seen in Figure. S1, Supporting Information) that acted as the polymer electret 
layer. The thickness of both layers was kept small (AlOx – 40nm, PVN-12nm) to enable 
low voltage operation. Both the AlOx and PVN films exhibit smooth surfaces with root-
mean-square (rms) roughness below 1nm (Figure. S2, Supporting Information). The 
ambipolar polymer semiconductor, poly(N-alkyl-diketopyrrolo-pyrrole dithienylthieno 
[3, 2-b] thiophene) (DPP-DTT) (chemical structure in Figure. 1a) was spin-coated onto 
a silicon substrate that had been pre-treated with octadecyltrichlorosilane (OTS) 
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modification. The film thickness was 35 nm. Afterwards the DPP-DTT film was printed 
onto PVN through a stamp-printing method using PDMS (see in Figure. S3, Supporting 
Information). This complicated deposition process was necessary, as DPP-DTT is not 
soluble in any solvents that are orthogonal for PVN and direct spin-coating of DPP-
DTT onto PVN would have led to swelling/dissolution of the underlying PVN layer. 
The source electrode was then formed by evaporating metallic copper (20nm) and 
insulating lithium fluoride (LiF, 100nm) on top of the DPP-DTT substrate and 
patterning these layers by an orthogonal, fluorosolvent-based photolithography 
technique that does not degrade organic materials (see Figure S3 and S5, Supporting 
information). The fabrication process was finalized by depositing an 80 nm layer of 
pentacene as the vertical transport layer and a 20 nm layer of copper as the top drain 
electrode by thermal evaporation through shadow masks (see photographs inserted in 
Figure. 1b). We used copper as the source electrode to ensure reasonably balanced 
electron and hole injection into DPP-DTT. Sample cross-section were prepared by 
focused ion beam (FIB) and imaged by high-resolution scanning electron microscope 
(SEM). The SEM results are presented in Figure. 1b and c, showing that the multilayer 
structure of the device is well-defined in accordance with the schematic diagram in 
Figure. 1a. 
Vertical organic transistors have been attractive because their ultra-short channel 
length (LC) defined in our case by the combined thickness of the DPP-DTT and 
pentacene layers enables high current output. Different operating mechanisms have 
been proposed to explain various architectures of VOTs.[30-39] Our device is inspired by 
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the architecture recently reported by Kleemann et al.[38] We will now explain the 
transistor operation with reference to Figure. 2a and d. When a negative bias is applied 
to both the gate and drain, holes are injected from the source into the ambipolar DPP-
DTT layer and form a hole accumulation layer at the DPP-DTT/PVN interface. Across 
the contact injection area of the source the drain-source current (ID) flows laterally 
along the interface and is subsequently transported vertically through the pentacene 
layer and collected by the drain. Note that the highest occupied molecular orbitals 
(HOMO) of DPP-DTT and pentacene are well matched to facilitate the vertical 
transport in the p-type regime. On the other hand, when keeping the drain voltage 
unchanged and switching the gate to a positive bias, the current ID should be transported 
into electron-flow from drain to source. However, this is suppressed by the large 
electron injection barrier (φe) (~1.8 eV) between the drain and pentacene (Figure. 2a). 
Therefore, our design is expected to exhibit a quasi-unipolar p-type characteristic 
despite the use of an ambipolar semiconductor in contact with the gate dielectric. Figure. 
2c shows the measured transfer characteristics of the device, which are indeed unipolar, 
p-type. The ON/OFF ratio is nearly 103 between VG = -5 V and 0 V. This is in contrast 
to conventional planar devices with DPP-DTT as the active semiconductor layer, which 
exhibit clear ambipolar characteristics (Figure. 2f). When the drain-source bias (VDS) 
increases from -1 V to -5 V, the OFF current increases by nearly one order of magnitude, 
indicating that the OFF current is modulated by VDS. The moderately low OFF current 
is attributed to the LiF layer which acts as a blocking dielectric substantially reducing 
the area for leakage current between drain and source and suppresses the short-channel 
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effect in our device as reported elsewhere.[38,41] Note, the edge of copper layer (source) 
might be covered by LiF at some parts along the device, since the post-evaporation of 
a relatively thick LiF layer would experience diffusion of LiF molecules around thin 
copper edge during deposition, and this could benefit the off current here. It is found in 
Figure. 2c and in the output characteristics of Figure. 2b that ID is relatively limited at 
low drain biases. This suggests that the vertical resistance from DPP-DTT to the drain 
through pentacene plays a dominating role in determining the current. A larger drain 
bias is required to drive a large ID through the vertical channel.  
The motivation of our work is to achieve fast memory operation. To realize this, 
it is important to characterize and minimize LT (defined as a characteristic length of 
current spatial distribution near the drain contact, illustrated in Figure. 2d). The larger 
LT the more lateral current flow along the DPP-DTT/PVN interface is involved in 
device operation which is expected to lengthen the effective channel length and slow 
down device operation. Herein, we studied the evolution of ID (VG = -5 V) when Lov 
(defined as the overlapping between gate and drain, excluding the part beneath source, 
shown in Figure. 2d) was scaled from 30 μm to 2μm. Figure. 2e shows how ID degrades 
when Lov is reduced. However, this degradation can be significantly suppressed by 
increasing the drain bias or by reducing the pentacene thickness. This suggests that a 
large drain bias facilitates vertical transport and causes the vertical current profile to 
narrow. The lowering of the pentacene thickness contributes to reduction of vertical 
resistance with respect to lateral resistance, and thereby benefit the minimization of LT, 
referring to the charge crowding model.[40,42,43,44] This suggests that in terms of our 
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memory, reducing the pentacene thickness and employing large drain bias is an 
effective, controllable way for LT shortening. The results in Figure. 2e show that in the 
memory devices built with a thin layer of pentacene ~ 80 nm and operated with VG = -
5 V, VD = -5 V nearly 80 percent of ID is confined in a short region, LT ~ 2μm. In contrast, 
a large bulk resistance associated with a thick (300 nm) pentacene layer spreads out the 
vertical transport channel over 10’s of micrometers. The LT under the drain can be 
further downscaled through further optimization approaches, for example doping of the 
semiconductor bulk to enhance the conductivity of the vertical transport layer and 
doping of the contacts to reduce contact resistance effects, as reported in lateral 
transistor studies.[46-47] Additionally, it should be noted that the current profile under 
the source is also likely to play a role, as it determines the transport path for carriers 
injected from the source towards LT region after injection. However, this is not further 
investigated here, as the source contacts are fabricated in an identical manner for both 
vertical and lateral architectures, though we emphasize that narrowing the injection area 
underneath the source, reducing current crowding though contact resistance 
optimization is also likely to result in further speed improvements. 
We first present in Figure. 3 the high-speed writing performance of our DPP-
DTT/pentacene vertical memory. We refer to this structure as AVM (ambipolar vertical 
memory) to distinguish it from the more conventional lateral device architectures using 
either pentacene or DPP-DTT to which we refer as ULM (unipolar lateral memory) and 
ALM (ambipolar lateral memory), respectively. In the following section we will discuss 
the mechanism for the fast writing behavior with reference to Figure. 4. A typical 
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memory transfer loop is shown in Figure. 3a, where the scanning of VG produces 
considerable VTh shifts with the same polarity as the applied VG manifesting themselves 
as a large anticlockwise hysteresis (Note that the observation of some electron current 
at positive gate voltages here is due to the large positive gate biases compared to Figure. 
2c). The bias time for each VG point in this scan is on the order of ten milliseconds, 
which is more than long enough for carrier accumulation at the interface and carrier 
injection into the PVN electret. Such dual VG scan within±16 V produces a large 
memory window (MW) comprising a positive VTh shift around 6.1 V (ΔVTh+ ~ 6.1 V, 
logic 1) and negative shift around -7.7 V (ΔVTh- ~ -7.7 V, logic 0) with respect to the 
initial characteristics. Note that the positive VTh shift enables non-destructive read-out, 
since it allows logic 1 to be read at VG = 0 V. MWs induced by high speed writing were 
characterized by applying short voltage pulses with dual polarities at the gate. 
Importantly the measurements were taken in high vacuum (10-6 Torr) to avoid 
suppression of writing speed by ambient gases.[48,49] In Figure. 3b, our AVM device 
demonstrates fast response where ΔVTh+ ~ 3.61 V and ΔVTh- ~ -3.13 V is induced by 
150ns pulses at VG = 35 V (P) and 50ns pulses at VG =-35 V (E), respectively. 
Application of nanosecond pulses with VG =±35 V did not cause breakdown of the 40 
nm aluminum oxide, though breakdown was sometimes observed when prolonged 
pulses ~ milliseconds at these voltages were applied. This superior insulating 
performance of our alumina oxide reflects the high quality of the ALD deposited films. 
In order to verify the speed advantage of our design, we also fabricated conventional 
DPP-DTT and pentacene lateral TFT memories with the same gate dielectric 
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thicknesses as reference devices. The corresponding transfer curve shifts under 150ns 
P (VG = 35 V) / 50ns E (VG = -35 V) are presented in Figure. 3c, d, and e (device mobility 
is shown in Table. S1 in the supporting information). Compared to ΔVTh+ ~ 3.61 
V/ΔVTh- ~ -3.13 V in AVM, significantly smaller ΔVTh+ ~ 1.32 V /ΔVTh- ~ -1.08 V 
(Figure. 3c) and ΔVTh+ ~ 0.23 V /ΔVTh- ~ -0.39 V (Figure. 3d) are obtained for DPP-
DTT lateral memories (ALM) with channel lengths LC = 20 μm and 200 μm, 
respectively. The most commonly used pentacene lateral memory (ULM) with LC = 20 
μm demonstrates exhibits negligible ΔVTh+ and ΔVTh- ~ -0.55 V (Figure. 3e) for such 
short writing pulses. To achieve comparable ΔVTh of around 3V which AVM achieves 
in 150ns (P) and 50ns (E), respectively, a much longer writing time is needed for these 
lateral devices. For the lateral devices we need ~1.1μs (P) / ~ 400ns (E) for LC = 20 μm 
ALM (Figure. 3c), ~13μs (P) / ~ 7μs (E) for LC = 200 μm ALM (Figure. 3d) and ~4ms 
(P) / ~900ns (E) for 20 μm ULM (Figure. 3e) to achieve comparable shifts. The 
prolonged P/E process of 200 μm ALM devices over 20 μm ones reflects the effect of 
the lateral transport delay. The dramatically slower P process of 20 μm ULM with 
respect to 20 μm ALM devices results from the slow electron accumulation in unipolar 
pentacene devices compared to ambipolar DPP-DTT devices. Both of these speed 
limiting effects are minimized in our AVM design which gives the fastest P/E response 
as demonstrated above. We also note that despite the reasonably balanced electron/hole 
mobility in DPP-DTT, the erasing process occurs faster than the programming one in 
both AVM and ALMs. One possible reason for this is that there is likely to be a 
difference in the source contact injection barrier for electrons and holes. The energy 
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level diagram in Figure. 2a suggests that the hole injection barrier which is determined 
by the offset between the Fermi level of copper and the HOMO level of DPP-DTT is 
smaller than the corresponding electron injection barrier determined by the offset 
between the copper Fermi level and the LUMO level of DPP-DTT. This is consistent 
with the P process being slower than the E process, however, a possible, alternative 
explanation will be discussed in the other part of the following. We also characterized 
the writing time dependence of MWs (Figure. 3f) by measuring ΔVTh after applying 
writing pulses with different pulse duration to the AVM. The increase of ΔVTh+ and 
ΔVTh- over tp (programming time) and te (erasing time) is found to initially follow a 
logarithmic relationship that is common for Fowler–Nordheim tunneling.[49] For 
writing time exceeding about 1s ΔVTh tends to saturate possibly because we are 
reaching a charging limit in the polymer electret due to a columnar charge blocking 
effect. In summary, our AVM design enables significant improvement in P/E speed, 
and the systematic comparison between vertical and lateral architectures confirms the 
beneficial effect of channel length shortening and high-speed ambipolar accumulation 
on memory speed. 
We now discuss the mechanism for fast writing with reference to Figure. 4. In 
principle, the writing time needed for the effective gate modulation region to be 
sufficiently charged is determined by the scale of LT, and the speed of carrier 
accumulation at the DPP-DTT/PVN interface. We have shown above that the effective 
length LT of the interface region extending beyond the edge of the source electrode to 
which the vertical current flow is confined is on the order 2 μm. Together with fast 
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carrier accumulation in DPP-DTT, it enables that within tp ~ 150 ns VG (35 V), the short 
PVN region beneath LT can be reached by electrons injected from the source and 
negatively charged under the spontaneous tunneling electrical field (ET), as shown in 
Figure. 4a. Subsequently, this negatively charged state can be read by measuring the 
current at VG = 0 V, VD = -5 V, as drawn in Figure. 4b, where considerable hole current 
is flowing due to the negative trapped charge density Qt within the PVN under LT region, 
representing the logic state 1. Figure 4c illustrates the fast erasing operation, where one 
process (similar to programming) is that within te ~ 50 ns PVN under LT region is 
positively charged by the fast accumulation of holes from the source. A second 
contributing pathway is likely to be the hole-injection into PVN from the drain though 
pentacene, which is potentially fast due to the short distance (~ 120nm), high hole 
mobility and favorable energy alignment (Figure. 2a). It is possible that the combination 
of the two pathways is in fact the reason that erasing is faster than programming, and 
not the above-mentioned difference in injection barriers of electrons and holes. As 
shown in Figure. 4d, the reading of this logic 0 state at VG = 0 V, VD = -5 V involves 
measuring the electron current through the channel which is very small due to the 
significant electron injection barrier at the interface between the copper drain and 
pentacene (Figure. 2a). Note that such process of logic 0 writing can be ensured even if 
VTh is accidentally over-erased to some extent, owning to the relatively broad OFF 
current modulation region in the quasi-unipolar I-V characteristics is shown in Figure. 
2c compared with ambipolar one in Figure. 2f. 
To further investigate the contribution of the two mechanisms to the erasing 
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process, we re-conducted the ΔVTh measurements with same writing pulses as Figure. 
3b (150ns 35V/ 50ns -35V), but set the drain to floating to avoid charge injection from 
the drain. The results are demonstrated in Figure S4 (Supporting Information), with 
respect to the VTh shifts in Figure. 3b, ΔVTh+ is approximately comparable, while ΔVTh- 
is apparently reduced by ~ 1.3 V. This reduction of ΔVTh- indicates that the fast erasing 
functionality does in fact arise from injection from both source and drain, as shown in 
Figure. 4c, while the comparable values of ΔVTh+ confirms the negligible contribution 
from electron-injection from the drain during the fast programming process, as shown 
in Figure. 4a.  
Finally, we have characterized memory retention performance (Figure. 5). After 
150ns programming, the ΔVTh+ shows relatively poor stability over time, it relaxes 
rapidly from 3.5V to 2.1V within the first 40 minutes. Subsequently, the relaxation rate 
was gradually reduced, ΔVTh+ decreased to 1.4 V during the subsequent 140 minutes. It 
took about two days for ΔVTh+ to completely vanish. In contrast, after 50ns erasing, the 
relaxation of ΔVTh- is surprisingly slow, only 0.3 V degradation was observed after 180 
minutes. The memory retains nearly half of its initial ΔVTh- value even after one week. 
A similar trend is observed in the case where programming and erasing pulses are 
prolonged to 10 μs. The results suggest that the faster dissipation of trapped charge in 
PVN for electrons than for holes may not be associated with the injection depth, but 
could reflect different trapping mechanisms for electrons and holes in PVN that have 
not been understood yet. According to the literature, the non-ideal retention 
performance can be much improved by increasing the thickness of PVN owning to deep 
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trapping.[9,12] Nevertheless, practical applications are in favor of low-power operations, 
which suggests that it will be necessary to develop better electret materials that can 
achieve fast but more stable charge trapping in ultrathin films.  
In summary, we developed a new vertical transistor architecture for memory 
applications, which incorporates down-scaled gate modulation, fast ambipolar 
accumulation and quasi-unipolar transport to achieving a significant improvement in 
the speed of reliably switching between 0 and 1 states. By minimizing the charging 
delays associated with long channel length and avoiding slow minority carrier 
accumulation, our design provides a route to realizing fast chargeable gate systems that 
could meet the requirements for fast organic-based memories that will be needed for a 
wide range of flexible electronic applications, such as identification tagging at standard 
compatible frequencies or rapid sensor signal monitoring.  
 
Experimental section 
20nm Au/3nm Cr were patterned on clean glass substrates by standard lithography 
as the gate electrode, followed by deposition of 40 nm aluminum oxide grown by ALD 
as the control dielectric. A solution of PVN solution in toluene (3mg/ml) was spin 
coated on top of the alumina layer at room temperature (3000 rpm for 30s) and annealed 
at 100°C for 5 minutes to form the chargeable electret dielectric. The DPP-DTT film 
was spin-coated (1500 rpm for 15s) onto an OTS-treated silicon substrate from a 
solution in 1, 2-dichlorobenzene solution (5mg/ml) and then transferred onto the PVN 
substrate by PDMS stamp printing.[50] A copper source electrode and a LiF dielectric 
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were patterned onto DPP-DTT by a bilayer lithography process using fluoride resist 
OSCoR 4000 (Orthogonal Inc.) as a bottom, protecting layer and a S1813 (Microposit) 
resist layer on top, seen in Figure S5 (Supporting Information). After depositing copper 
(20nm) and LiF (100nm), the whole resist layer was removed by lifting off OSCoR 
4000 in a fluoride solvent, HFE (3M), to form a vertical wall for pentacene channel 
which was afterwards thermal deposited through shadow mask in high vacuum (10-6 
Torr). A detailed process flow of the lithographic patterning can be found in Figure. S5 
(Supporting Information). The fabrication process was finalized by depositing the top 
copper electrode through shadow mask. The electrical measurements were taken with 
an Agilent 4156C and Keithley 4200 SCS in vacuum chamber and in the dark 
environment. Pulses were generated by a 4220-PGU unit. AFM images were performed 
using a Veeco Muli-Mode SPM. The SEM images were taken with a Hitachi S-5500 
and cross-section samples were prepared by FEI-FIB 200. 
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Figure 1. (a) (left) Schematic, cross-sectional diagram of the vertical TFT memory 
architecture, (right) molecular structures of pentacene and DPP-DTT. (b) SEM image 
of the device cross-section prepared by FIB, insets: photographs of device, (left) whole 
substrate containing four devices, (right) single device. (c) Zoomed-in SEM images of 
the area marked in green in (b), inset: SEM image of pentacene film across the edge of 
the source electrode before depositing the top drain electrode. 
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Figure 2. (a) Energy diagram illustrating the relevant energy barriers encountered by 
holes (hollow sphere) and electrons (solid sphere) of DPP-DTT/pentacene vertical 
memory, referred as AVM (ambipolar vertical memory), (b) and (c) Output and transfer 
characteristics of AVM with 80nm pentacene. (d) Schematic illustration of spatial 
current distribution in red. (e) Reduction of the drain current measured at VGS = -5V 
when LC is scaled from 30 μm to 2 μm. Different source-drain biases are marked in 
different colors. The top plot represents AVM comprising 80nm pentacene, while the 
bottom plot is for a device with 300 nm pentacene. (f) Transfer characteristics of DPP-
DTT lateral ambipolar device on PVN(12nm)/AlOx(40nm)/Au, with top copper 
electrodes patterned by photolithography and DPP-DTT transferred onto PVN by 
stamp-printing. 
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Figure 3. (a) Memory transfer loop of AVM. (b) Shift of transfer curve of AVM after 
150 ns programming and 50 ns erasing. Corresponding shifts of transfer curve for ALM 
with channel length of (c) 20 μm and (d) 200 μm and (e) for a 20 μm ULM. (f) Writing 
time dependence of threshold voltage shifts of AVM. 
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Figure 4. Schematic illustrations of different phases of memory operation (a) 
Programming process, where LT region is negatively charged by fast electron-
accumulation from source during 150ns at VGS = 35V; (b) On state reading at VGS = 0V 
and VDS = -5 V; (c) Erasing process, where LT region is positively charged by fast hole-
accumulation from source and drain during 50ns at VGS = -35V; (d) OFF state reading 
at VGS = 0V and VDS = -5 V. 
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Figure 5. AVM retention characteristics after 150 ns programming, 50 ns erasing 
(black) and after 10 μs programming and erasing (green). 
 
